View IBM0116400M_5345620.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 1 of 28 features ? 4,194,304 word by 4 bit organization ? single 3.3v 0.3v or 5.0v 0.5v power supply ? standard power (sp) and low power (lp) ? 4096 refresh cycles - 64 ms refresh rate (sp version) - 256 ms refresh rate (lp version) ? high performance: -50 -60 units t rac ras access time 50 60 ns t cac cas access time 13 15 ns t aa column address access time 25 30 ns t rc cycle time 95 110 ns t pc fast page mode cycle time 35 40 ns ? low power dissipation - active (max) - 50 ma / 45 ma - standby: ttl inputs (max) - 2.0 ma - standby: cmos inputs (max) - 1.0 ma (sp version) - 0.1 ma (lp version) - self refresh (lp version only) - 200 m a (3.3 volt) - 300 m a (5.0 volt) ? read-modify-write ? ras only and cas before ras refresh ? hidden refresh ? package: soj-28/24 (400mil x 725mil) soj-26/24 (300mil x 675mil) tsop-26/24 (300mil x 675mil) description the ibm0116400 is a dynamic ram organized 4,194,304 words by 4 bits, which has a very low sleep mode power consumption option. these devices are fabricated in ibms advanced 0.5 m m cmos silicon gate process technology. the circuit and process have been carefully designed to pro- vide high performance, low power dissipation, and high reliability. the devices operate with a single 3.3v 0.3v or 5.0v 0.5v power supply. the 22 addresses required to access any bit of data are multiplexed (12 are strobed with ras, 10 are strobed with cas). pin assignments (top view) 28 27 26 25 24 23 20 19 18 17 16 15 vss i/o3 i/o2 cas oe a9 a8 a7 a6 a5 a4 vss 1 2 3 4 5 6 9 10 11 12 13 14 vcc i/o0 i/o1 we ras a11 a10 a0 a1 a2 a3 vcc 26 25 24 23 22 21 19 18 17 16 15 14 vss i/o3 i/o2 cas oe a9 a8 a7 a6 a5 a4 vss 1 2 3 4 5 6 8 9 10 11 12 13 vcc i/o0 i/o1 we ras a11 a10 a0 a1 a2 a3 vcc 28/24 26/24 pin description ras row address strobe cas column address strobe we read/write input a0 - a11 address inputs oe output enable i/o0 - i/o3 data input/output v cc power (+3.3v or +5.0v) v ss ground ibm01164004m x 412/10, 5.0vmmdd31dsu-011010328. ibm0116400p 4m x 412/10, 3.3v, lp, srmmdd31dsu-011010328. IBM0116400M 4m x 412/10, 5.0v, lp, srmmdd31dsu-011010328. ibm0116400b4m x 412/10, 3.3vmmdd31dsu-011010328. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 2 of 28 43g9396 sa14-4203-06 revised 4/97 ordering information part number sp / lp self refresh power supply speed package notes ibm0116400j3 -50 sp no 5.0v 50ns 400mil soj 28/24 1 ibm0116400j3 -60 sp no 5.0v 60ns 400mil soj 28/24 1 ibm0116400j1 -50 sp no 5.0v 50ns 300mil soj 26/24 1 ibm0116400j1 -60 sp no 5.0v 60ns 300mil soj 26/24 1 ibm0116400t1 -50 sp no 5.0v 50ns 300mil tsop 26/24 1 ibm0116400t1 -60 sp no 5.0v 60ns 300mil tsop 26/24 1 ibm0116400bj3 -50 sp no 3.3v 50ns 400mil soj 28/24 1 ibm0116400bj3 -60 sp no 3.3v 60ns 400mil soj 28/24 1 ibm0116400bj1 -50 sp no 3.3v 50ns 300mil soj 26/24 1 ibm0116400bj1 -60 sp no 3.3v 60ns 300mil soj 26/24 1 ibm0116400bt1 -50 sp no 3.3v 50ns 300mil tsop 26/24 1 ibm0116400bt1 -60 sp no 3.3v 60ns 300mil tsop 26/24 1 IBM0116400Mj1 -50 lp yes 5.0v 50ns 300mil soj 26/24 1 IBM0116400Mj1 -60 lp yes 5.0v 60ns 300mil soj 26/24 1 IBM0116400Mt1 -50 lp yes 5.0v 50ns 300mil tsop 26/24 1 IBM0116400Mt1 -60 lp yes 5.0v 60ns 300mil tsop 26/24 1 ibm0116400pj1 -50 lp yes 3.3v 50ns 300mil soj 26/24 1 ibm0116400pj1 -60 lp yes 3.3v 60ns 300mil soj 26/24 1 ibm0116400pt1 -50 lp yes 3.3v 50ns 300mil tsop 26/24 1 ibm0116400pt1 -60 lp yes 3.3v 60ns 300mil tsop 26/24 1 1. sp = standard power version (ibm0116400 and ibm0116400b); lp = low power version (IBM0116400M and ibm00116400p) discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 3 of 28 block diagram 12 12 12 10 10 4 4 4 4 4 a1 a2 a3 a4 a5 a6 a7 a10 a8 a9 4096 1024 x 4 cas ras we oe i/o0 i/o3 i/o1 i/o2 vcc vss & regulator (to ocds) v dd (internal) cas clock generator column address buffer (10) a0 refresh refresh counter (12) row address buffer (12) ras clock generator row decoder column decoder and i/o gate sense ampli?ers memory array 4096 x 1024 x 4 data in buffer data out buffer (5.0 volt version) a11 controller discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 4 of 28 43g9396 sa14-4203-06 revised 4/97 truth table function ras cas we oe row address col address i/o0 - i/o3 standby h h ? x x x x x high impedance read l l h l row col data out early-write l l l x row col data in delayed-write l l h ? l h row col data in read-modify-write l l h ? ll ? h row col data out, data in fast page mode read 1st cycle l h ? l h l row col data out 2nd cycle l h ? l h l n/a col data out fast page mode write 1st cycle l h ? l l x row col data in 2nd cycle l h ? l l x n/a col data in fast page mode read-modify-write 1st cycle l h ? lh ? ll ? h row col data out, data in 2nd cycle l h ? lh ? ll ? h n/a col data out, data in ras-only refresh l h x x row n/a high impedance cas-before- ras refresh h ? l l h x x n/a high impedance hidden refresh read l ? h ? l l h l row col data out write l ? h ? l l l ? h x row col data in self refresh (lp version only) h ? l l h x x x high impedance discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 5 of 28 absolute maximum ratings symbol parameter rating units notes 3.3 volt device 5.0 volt device v cc power supply voltage -0.5 to +4.6 -1.0 to +7.0 v 1 v in input voltage -0.5 to min (v cc +0.5, 4.6) -0.5 to min (v cc +0.5, 7.0) v1 v out output voltage -0.5 to min (v cc +0.5, 4.6) -0.5 to min (v cc +0.5, 7.0) v 1 t opr operating temperature 0 to +70 0 to +70 c 1 t stg storage temperature -55 to +150 -55 to +150 c 1 p d power dissipation 1.0 1.0 w 1 i out short circuit output current 50 50 ma 1 1. stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reli- ability. recommended dc operating conditions (t a = 0 to 70?c) symbol parameter 3.3 volt device 5.0 volt device units notes min. typ. max. min. typ. max. v cc supply voltage 3.0 3.3 3.6 4.5 5.0 5.5 v 1 v ih input high voltage 2.0 v cc + 0.5 2.4 v cc + 0.5 v 1, 2 v il input low voltage -0.5 0.8 -0.5 0.8 v 1, 2 1. all voltages referenced to v ss . 2. v ih may overshoot to v cc + 1.2v for pulse widths of 4.0ns with 3.3 volt, or v cc + 2.0v for pulse widths of 4.0ns (or v cc + 1.0v for 8.0ns) with 5.0 volt. additionally, v il may undershoot to -2.0v for pulse widths 4.0ns with 3.3 volt, or to -2.0v for pulse widths 4.0ns (or -1.0v for 8.0ns) with 5.0 volt. pulse widths measured at 50% points with amplitude measured peak to dc ref- erence. capacitance (t a = 25 c, v cc = 3.3v 0.3v or v cc = 5.0v 0.5v) symbol parameter min. max. units notes c i1 input capacitance (a0 - a11) 5 pf 1 c i2 input capacitance ( ras, cas, we, oe) 7 pf 1 c o output capacitance (i/o0 - i/o3) 7 pf 1 1. input capacitance measurements made with rise time shift method with cas = v ih to disable output. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 6 of 28 43g9396 sa14-4203-06 revised 4/97 dc electrical characteristics (t a = 0 to +70?c, v cc = 3.3v 0.3v or v cc = 5.0v 0.5v) symbol parameter min. max. units notes i cc1 operating current average power supply operating current ( ras, cas, address cycling: t rc = t rc min.) -50 50 ma 1, 2, 3 -60 45 i cc2 standby current (ttl) power supply standby current ( ras = cas = v ih ) 1ma i cc3 ras only refresh current average power supply current, ras only mode ( ras cycling, cas = v ih : t rc = t rc min) -50 50 ma 1, 3 -60 45 i cc4 fast page mode current average power supply current ( ras = v il , cas, address cycling: t pc = t pc min) -50 25 ma 1, 2, 3 -60 25 i cc5 standby current (cmos) power supply standby current ( ras = cas = v cc - 0.2v) sp version 1 ma lp version 0.1 i cc6 cas before ras refresh current average power supply current, cas before ras mode ( ras, cas, cycling: t rc = t rc min) -50 50 ma 1, 3 -60 45 i cc7 self refresh current, lp version only average power supply current during self refresh cbr cycle with ras 3 t rass (min); cas held low; we = v cc - 0.2v; addresses and d in = v cc - 0.2v or 0.2v. 3.3v 200 m a 5.0v 300 i i(l) input leakage current input leakage current, any input (0.0 v in (v cc + 0.3v)), all other pins not under test = 0v -5 +5 m a i o(l) output leakage current (d out is disabled, 0.0 v out v cc ) -5 +5 m a v oh output level (ttl) output h level voltage (i out = -2.0ma for 3.3v, or i out = -5ma for 5.0v) 2.4 v cc v v ol output level (ttl) output l level voltage (i out = +2.0ma for 3.3v, or i out = +4.2ma for 5.0v) 0.0 0.4 v 1. i cc1 , i cc3 , i cc4 and i cc6 depend on cycle rate. 2. i cc1 and i cc4 depend on output loading. speci?ed values are obtained with the output open. 3. address can be changed once or less while ras =v il . in the case of i cc4 , it can be changed once or less when cas =v ih . discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 7 of 28 ac characteristics (t a = 0 to +70?c, v cc = 3.3v 0.3v or v cc = 5.0v 0.5v ) 1. an initial pause of 200 m s is required after power-up followed by 8 ras only refresh cycles before proper device operation is achieved. in case of using the internal refresh counter, a minimum of 8 cas before ras refresh cycles instead of 8 ras only refresh cycles is required. 2. ac measurements assume t t =5ns. 3. v ih (min.) and v il (max.) are reference levels for measuring timing of input signals. also, transition times are measured between v ih and v il . 4. valid column addresses are a0 through a9. read, write, read-modify-write and refresh cycles (common parameters) symbol parameter -50 -60 units notes min. max. min. max. t rc random read or write cycle time 95 110 ns t rp ras precharge time 30 40 ns t cp cas precharge time 10 10 ns t ras ras pulse width 50 10k 60 10k ns t cas cas pulse width 13 10k 15 10k ns t asr row address setup time 0 0 ns t rah row address hold time 10 10 ns t asc column address setup time 0 0 ns t cah column address hold time 10 10 ns t rcd ras to cas delay time 20 37 20 45 ns 1 t rad ras to column address delay time 15 25 15 30 ns 2 t rsh ras hold time 13 15 ns t csh cas hold time 50 60 ns t crp cas to ras precharge time 5 5 ns t dzo oe delay time from d in 00 ns 3 t dzc cas delay time from d in 00 ns 3 t t transition time (rise and fall) 3 50 3 50 ns 4 1. operation within the t rcd (max.) limit ensures that t rac (max.) can be met. t rcd (max.) is specified as a reference point only. if t rcd is greater than the specified t rcd (max.) limit, then access time is controlled by t cac . 2. operation within the t rad (max.) limit ensures that t rac (max.) can be met. t rad (max.) is speci?ed as a reference point only. if t rad is greater than the speci?ed t rad (max.) limit, then access time is controlled by t aa . 3. either t dzc or t dzo must be satis?ed. 4. ac measurements assume t t =5ns. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 8 of 28 43g9396 sa14-4203-06 revised 4/97 write cycle symbol parameter -50 -60 units notes min. max. min. max. t wcs write command set up time 0 0 ns 1 t wch write command hold time 10 15 ns t wp write command pulse width 10 15 ns t rwl write command to ras lead time 13 15 ns t cwl write command to cas lead time 13 15 ns t oed oe to d in delay time 13 15 ns 2 t ds d in setup time 00 ns 3 t dh d in hold time 10 12 ns 3 1. t wcs , t rwd , t cwd , t awd and t cpw are not restrictive operating parameters. they are included in the data sheet as electrical charac- teristics only. if t wcs 3 t wcs (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. if t rwd 3 t rwd (min), t cwd 3 t cwd (min), t awd 3 t awd (min), and t cpw 3 t cpw (min)(fast page mode), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. if neither of the above sets of con- ditions are satisfied, the condition of the data out (at access time) is indeterminate. 2. either t cdd or t oed must be satis?ed. 3. these parameters are referenced to cas leading edge in early write cycles and to we leading edge in read-modify-write cycles. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 9 of 28 read cycle symbol parameter -50 -60 units notes min. max. min. max. t rac access time from ras 50 60 ns 1, 2, 3 t cac access time from cas 13 15 ns 1, 3 t aa access time from address 25 30 ns 2, 3 t oea access time from oe 13 15 ns 3 t rcs read command setup time 0 0 ns t rch read command hold time to cas 0 0 ns 4 t rrh read command hold time to ras 0 0 ns 4 t ral column address to ras lead time 25 30 ns t cal column address to cas lead time 25 30 ns t clz cas to output in low-z 0 0 ns 3 t oh output data hold time 3 3 ns t oho output data hold from oe 33 ns t off output buffer turn-off delay 13 15 ns 5 t oez output buffer turn-off delay from oe 13 15 ns 5 t cdd cas to d in delay time 13 15 ns 6 1. operation within the t rcd (max.) limit ensures that t rac (max.) can be met. t rcd (max.) is speci?ed as a reference point only. if t rcd is greater than the speci?ed t rcd (max.) limit, then access time is controlled by t cac . 2. operation within the t rad (max.) limit ensures that t rac (max.) can be met. t rad (max.) is speci?ed as a reference point only. if t rad is greater than the speci?ed t rad (max.) limit, then access time is controlled by t aa . 3. measured with the speci?ed current load and 100pf. 4. either t rch or t rrh must be satis?ed for a read cycle. 5. t off (max) and t oez (max) de?ne the time at which the output achieves the open circuit condition and are not referenced to output voltage levels. 6. either t cdd or t oed must be satis?ed. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 10 of 28 43g9396 sa14-4203-06 revised 4/97 read-modify-write cycle symbol parameter -50 -60 units notes min. max. min. max. t rwc read-modify-write cycle time 128 150 ns t rwd ras to we delay time 68 80 ns 1 t cwd cas to we delay time 31 35 ns 1 t awd column address to we delay time 43 50 ns 1 t oeh oe command hold time 13 15 ns 1. t wcs , t rwd , t cwd , t awd and t cpw are not restrictive operating parameters. they are included in the data sheet as electrical charac- teristics only. if t wcs 3 t wcs (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. if t rwd 3 t rwd (min), t cwd 3 t cwd (min), t awd 3 t awd (min), and t cpw 3 t cpw (min)(fast page mode), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. if neither of the above sets of con- ditions are satisfied, the condition of the data out (at access time) is indeterminate. fast page mode cycle symbol parameter -50 -60 units notes min. max. min. max. t pc fast page mode cycle time 35 40 ns t rasp fast page mode ras pulse width 50 200k 60 200k ns t cpa access time from cas precharge 28 35 ns 1 t cprh ras hold time from cas precharge 30 35 ns 1. measured with the specified current load and 100pf. fast page mode read-modify-write cycle symbol parameter -50 -60 units notes min. max. min. max. t prwc fast page mode read-modify-write cycle time 71 80 ns t cpw we delay time from cas precharge 48 55 ns 1 1. t wcs , t rwd , t cwd , t awd and t cpw are not restrictive operating parameters. they are included in the data sheet as electrical charac- teristics only. if t wcs 3 t wcs (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. if t rwd 3 t rwd (min), t cwd 3 t cwd (min), t awd 3 t awd (min), and t cpw 3 t cpw (min)(fast page mode), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. if neither of the above sets of con- ditions are satisfied, the condition of the data out (at access time) is indeterminate. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 11 of 28 refresh cycle symbol parameter -50 -60 units notes min. max. min. max. t csr cas setup time ( cas before ras refresh cycle) 55 ns t chr cas hold time ( cas before ras refresh cycle) 10 10 ns t wrp we setup time ( cas before ras refresh cycle) 10 10 ns t wrh we hold time ( cas before ras cycle) 10 10 ns t rpc ras precharge to cas hold time 5 5 ns self refresh cycle - low power version only symbol parameter -50 -60 units notes min. max. min. max. t rass ras pulse width during self refresh cycle 100 100 m s 1 t rps ras precharge time during self refresh cycle 89 104 ns 1 t chs cas hold time from ras rising during self refresh cycle -50 -50 ns 1, 2 t chd cas hold time from ras falling during self refresh cycle 350 350 m s 1, 2 1. when using self refresh mode, the following refresh operations must be performed to ensure proper dram operation: if row addresses are being refreshed in an evenly distributed manner over the refresh interval using cbr refresh cycles, then only one cbr cycle must be performed immediately after exit from self refresh. if row addresses are being refreshed in any other manner (ror- distributed/burst; or cbr-burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from self refresh. 2. if t rass >t chd (min) then t chd applies. if t rass t chd (min) then t chs applies. refresh symbol parameter -50 -60 units notes min. max. min. max. t ref refresh period sp version 64 64 ms 1 lp version 256 256 1. 4096 cycles. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 12 of 28 43g9396 sa14-4203-06 revised 4/97 read cycle ras v ih v il v ih v il address v ih v il we v ih v il oe v ih v il v ih v il d out v oh v ol d in row column valid data out t ras t rp t rc t cas t csh t crp t rah t asc t cah t asr t rad t rcs t dzc t cdd t off t clz t cac t rac hi-z hi-z t rch t rrh : h: or l t rcd t oh t oho t oez t oed hi-z t rsh t ral t cal t dzo t aa t oea cas discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 13 of 28 write cycle (early write) ras v ih v il v ih v il address v ih v il we v ih v il oe v ih v il v ih v il d out v oh v ol d in row column t ras t rp t rc t rcd t csh t crp t rah t asc t cah t asr t rad t wcs hi-z : h or l valid data in t wch t ds t dh t cas t rsh t wp cas discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 14 of 28 43g9396 sa14-4203-06 revised 4/97 write cycle (delayed write) ras v ih v il v ih v il address v ih v il we v ih v il oe v ih v il v ih v il d out v oh v ol d in row column t ras t rp t rc t cas t csh t crp t rah t asc t cah t asr t rad t rwl : h or l t wp t cwl valid data in hi-z hi-z t dzo t oeh t oez t clz t ds t oed t rcd t dh t rcs * * t oeh greater than or equal to t cwl hi-z t rsh cas t dzc t oea discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 15 of 28 read-modify-write cycle d in t oeh v ol v oh v il v ih v il v ih v il v ih v il v ih v il v ih v il v ih t rcd t rwc t ras t csh t cas t rp t rah t asc t asr t cah t cwd t rcs t oea t rwl t cwl t wp t dh t ds t dzc t dzo t cac t clz t oed t oez t rac ras address we oe d in d out hi-z hi-z d out row column : h or l t oho * t oeh greater than or equal to t cwl * hi-z t crp t awd t aa t rwd t rsh cas t rad discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 16 of 28 43g9396 sa14-4203-06 revised 4/97 fast page mode read cycle ras v ih v il v ih v il v ih v il we v ih v il oe v ih v il v ih v il v oh v ol t rasp : h or l row column 1 column 2 column n d out 1 d out 2d out n t asr t asc t rah t cah t csh t asc t cah t asc t cah t cas t rsh t cas t cas t pc t cp t crp t rad t rch t rcs t rch t rcs t rch t rrh t aa rcs t t oea t oea t cpa t aa t oea t cpa t clz t off t off t off oez t t oez t oez t dzc t dzo t cac t oed t oed t cdd t clz t cac t cac t cp t oh t oho t cprh address d in d out t rp t rcd t oh t oho t oh t cal t rac t oho t oed t ral t dzc t dzc t dzo t dzo t clz cas t aa discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 17 of 28 fast page mode write cycle ras v ih v il v ih v il address v ih v il we v ih v il oe v ih v il v ih v il d out v oh v ol d in t rasp t rp : h or l row column 1 column 2 column n t asr t asc t rah t cah t csh t asc t cah t asc t cah t cas t rsh t cas t rcd t pc t cp t crp t rad d in 1 d in 2 d in n t ds t dh t ds t dh t ds t dh t wp t wp t wp t wcs t wch t wcs t wch t wcs t wch t cwl t rwl t cwl t cwl t cp hi-z cas discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 18 of 28 43g9396 sa14-4203-06 revised 4/97 fast page mode read-modify-write cycle ras v ih v il v ih v il address v ih v il we v ih v il oe v ih v il v ih v il d out v oh v ol d in t rasp t rp : h or l row column 1 column 2 column n d out 1 t asr t asc t rah t cah t csh t asc t cah t asc t cah t cas t rsh t cas t cas t prwc t cp t crp t rad t aa t aa t rac t clz t dzc dzo t t cac t clz t clz t rcd t cp d out 2 d out n t cac t cac d in 1 d in 2 d in n t ds t ds t dh t dh t wp t rcs t cwd t cwl t cwl t cwl t rwl t cwd t oho t oez t oho t oez t oho t oez t oea t oea t oeh t oeh hi-z * t oeh greater than or equal to t cwl * t cpw t awd t cpw t awd t awd t wp t wp t cpa t rwd t rcs t cwd t aa t cpa t oeh t oea t oed t oed t oed t dh t ds cas t rcs discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 19 of 28 ras only refresh cycle ras v ih v il v ih v il address v ih v il d out v oh v ol row t ras t rp t rc t rah t asr hi-z : h or l t rpc t crp cas note: we, oe and d in are h or l discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 20 of 28 43g9396 sa14-4203-06 revised 4/97 cas before ras refresh cycle ras v ih v il v ih v il we v ih v il d in v oh v ol t ras t rp oe v ih v il d out v oh v ol hi-z : h or l t off t oez hi-z t oed t chr rc t t wrh t wrp t note: address is h or l rpc t cp t cdd cas t rpc t csr t wrh t wrp t csr discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 21 of 28 hidden refresh cycle (read) ras v ih v il v ih v il address v ih v il we v ih v il oe v ih v il v ih v il d out v oh v ol d in row column valid data out t ras t ras t rp t rc t crp t rah t asc t cah t asr t rad t rcs t oea t dzc t oed t oez t cdd t clz t cac t rac hi-z hi-z hi-z : h or l t rp t chr rsh t rcd t t oho t oh t rrh t wrp t wrh t rc t aa t dzo t ral t off cas discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 22 of 28 43g9396 sa14-4203-06 revised 4/97 hidden refresh cycle (write) ras v ih v il v ih v il address v ih v il we v ih v il oe v ih v il v ih v il d out v oh v ol d in row column valid data t ras t ras t rp t rc t crp t rah t asc t cah t asr hi-z : h or l t rp t chr rsh t t ds t dh t wch wcs t t wrp t wrh t rc t wp cas t rcd discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 23 of 28 self refresh cycle (sleep mode) - low power version only ras v ih v il v ih v il we v ih v il t rass t rps t crp d out v oh v ol hi-z : h or l t off t cp t csr t wrh t wrp t rpc cas t chd t chs notes: 1. address and oe are h or l 2. once ras (min) is provided and ras remains low, the dram will be in self refresh, commonly known as sleep mode. 3. if t rass > t chd (min) then t chd applies. if t rass t chd (min) then t chs applies. discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 24 of 28 43g9396 sa14-4203-06 revised 4/97 package dimensions (300 mil; 26/24 lead; small outline j-lead) note: all dimensions are in millimeters ; package diagrams are not drawn to scale. 1.27 basic 6.858 basic 17.145 0.127 0.10 7.620 0.127 8.547 basic 0.200 - 0.022 + 0.054 0.76 min 2.083 min 3.50 0.25 lead #1 seating plane 0.420 - 0.014 + 0.088 0.690 - 0.030 + 0.123 pin #1 id discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 25 of 28 package dimensions (400 mil; 28/24 lead; small outline j-lead) note: all dimensions are in millimeters ; package diagrams are not drawn to scale. 1.27 basic 9.398 basic 18.415 0.127 0.10 10.160 0.127 11.176 0.127 0.200 - 0.022 + 0.130 0.76 min 2.083 min 3.505 0.254 lead #1 seating plane 0.420 - 0.039 + 0.088 0.690 - 0.030 + 0.123 pin #1 id discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 26 of 28 43g9396 sa14-4203-06 revised 4/97 package dimensions (300 mil; 26/24 lead; thin small outline package) note: all dimensions are in millimeters ; package diagrams are not drawn to scale. 17.14 1.27 basic detail a 0.25 basic gage plane 0.5 0.1 lead #1 detail a 7.62 9.22 0.20 0.40 0.10 0.05 1.20 max 0.125 + 0.075 - 0.005 0.10 0.10 0.95 ref 0.10 seating plane +0.10 -0.00 1.00 0.05 discontinued (9/98 - last order; 3/99 last ship)
ibm0116400 IBM0116400M ibm0116400b ibm0116400p 4m x 4 12/10 dram 43g9396 sa14-4203-06 revised 4/97 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 27 of 28 revision log revision contents of modi?cation 03/15/94 initial release 09/06/94 1. combine the 3.3v and the 5.0v specifications 2. remove test address compression 11/15/95 1. iout changed to +2.0 ma and -2.0 ma in dc electrical characteristics table. 2. packaging diagrams modified to clarify lead thickness and standoff height. 3. t rpc min changed from 0 to 5ns. 4. t chr min changed from 20 to 10ns. 5. currents in dc electrical characteristics table revised. 6. test modes and test circuit diagram removed. 7. rename t odd to t oed . 8. t oed , t cdd , t oez , and t off min changed from 20 to 15ns, for the 70ns part. 9. t rrh min changed from 5 to 0ns for all speed sorts. 10. t oeh min changed from 20 to 15ns for the 70ns part. 11. t csr min changed from 10 to 5ns for all speed sorts. 12. t cah min changed from 15 to 10ns on 60 and 70ns parts. 13. t off max changed from 20 to 15ns for 70ns parts. 12/10/95 1. the low power and standard power specifications were combined. es# 43g9611 and es# 43g9396 were combined into es# 43g9396. 2. added die rev e part numbers. 3. t dh was reduced from 15ns to 12ns for the -60 speed sort. 4. t chd was added to the self refresh cycle with a value of 350 m s for all speed sorts. 5. the self refresh diagram was changed to allow cas to go high t chd after ras falls entering a self refresh. 6. the cbr timing diagram was changed to allow cas to remain low for back-to-back cbr cycles. 7. we for the hidden refresh write cycle in the truth table was changed from l to h. 09/01/96 1. i cc2 was changed from 2ma to 1ma. 2. i i(l) and i o(l) were altered from +/- 10ua to +/- 5ua. 3. t t was initially at a max of 30ns. it has been modified to 50ns for all speed sorts. 4. t cpa was decreased from 30ns to 28ns for the -50 speed sort. 5. t rasp max of 125k was raised to 200k for all speed sorts. 6. t rp was changed from 35ns to 30ns for the -50 speed sort. 03/19/97 1. we for the hidden refresh write cycle in the truth table was changed from h to l ? h. 2. t oed was moved from the common parameters table to the write cycle parameters table. 3. t odd in the cas before ras timing diagram was renamed t oed . 4. the -70 speed sort and timings were removed. 5. i cc1 , i cc3 , i cc6 for the -50 speed sort were reduced from 85ma to 50ma. 6. i cc4 for the -50 speed sort was reduced from 75ma to 25ma. 7. i cc1 , i cc3 , i cc6 for the -60 speed sort were reduced from 75ma to 45ma. 8. i cc4 for the -60 speed sort was reduced from 65ma to 25ma. 04/23/97 1. i cc5 was changed from 200 m a to 100 m a for the low power die rev f parts. discontinued (9/98 - last order; 3/99 last ship)
intern ational business machines corp.1997 printed in the united states of america all rights reserved ibm and the ibm logo are registered trademarks of the ibm corporation. this document may contain preliminary information and is subject to change by ibm without notice. ibm assumes no responsibility or liability for any use of the information contained herein. nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of ibm or third parties. the products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. no warranties of any kind, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose, are offered in this document . for more information contact your ibm microelectronics sales representative or visit us on world wide web at http://www.chips.ibm.com ibm microelectronics manufacturing is iso 9000 compliant. sa14-4203-06 a discontinued (9/98 - last order; 3/99 last ship)

▲Up To Search▲

Price & Availability of IBM0116400M

	To Download IBM0116400M Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .